

8-bit x 3 Serial-In/Parallel-Out Constant Current Driver


Product Description

The SCT2367 serial-interfaced LED driver sinks 24 LED clusters with constant current to keep uniform intensity of LED displays. In applications, three external resistors are used to set the full-scale constant output current from 5mA up to 45mA. The SCT2367 guarantees each output can endure maximum 17V DC stress. The built-in shift registers and data latches making the SCT2367 an effective solution in driving LED display. The SCT2367 incorporate three 8-channel drivers, and users can adjust output current through three external resistors. The output enable function with 3 output enable pins gates 24 outputs on and off, and is fast enough to be used as PWM input for LED intensity control. Since the serial data input rate can be reached up to 25MHz, the SCT2367 will satisfy a system which needs high volume data transmission to control the LED display.

Features

- 24 constant current sinker with LED power-supply voltage up to 17V
- Constant output current: 5-45mA@5V, 5-30mA@3.3V
- Excellent current regulation to load, supply voltage and temperature
- ±2% current matching between outputs
- → ±3% current matching between ICs
- ◆ Fast output current control: Minimum PWM pulse width = 180ns
- Output current are programmed using three external resistors
- ◆ CMOS Schmitt trigger inputs with clock rate up to 25MHz
- Operating supply voltage range of 3.3V to 5.5V
- ♦ Built-in power on reset circuit forces all the outputs off while power on
- ♦ Interlaced 30nS delay between outputs to reduce the bouncing noise
- Package: LQFP48
- ♦ Applications: LED Displays, Variable Message Signs, LED Traffic Signs


Pin Configurations



Terminal Description


Pin	Pin Block Pin No.		No.	Function			
Name	Α	В	С	Function			
GND	6	44	31	Ground terminal			
SDI	47	39	33	Serial input of data shift register.			
CLK	48	40	34	Clock input of shift register, data is sampled at the rising edge of CLK.			
LA/	1	41	35	Input terminal of data strobe. Data is latched when LA/ is low. And data on shift register goes through when LA/ is high			
OUT[0:7]	2, 3, 4, 5, 8, 9, 10,11,	42,43, 45,46, 15,16, 17,18,	32,36, 37,38, 23,24, 25,29,	Open-drain, constant-current outputs.			
OE/	12	19	26	Output enable signal. Output is enabled when OE/ is forced to low.			
SDO	13	20	27	Output terminal of serial-data output to the SDI of next SCT2367.			
REXT	14	21	28	Used to connect an external resistor for setting up all outpur current			
VDD	7	22	30	Supply voltage terminal			

Block Diagram




- port deivers in one produces promod "Unit A" "Unit D"
- 1. SCT2367 contains three 8-channel constant current drivers in one package, named "Unit A", "Unit B", "Unit C". As shown in Pin Configuration, pins are divided into three groups, A, B,C. Pin Names are not limited to one specific group in the rest of the content, but all the information will be applied to the three groups.
- 2. The block diagram of each basic unit is shown as below,


Block Basic Unit



Equivalent Circuits of Inputs (1)


Equivalent Circuits of Input (2)






Equivalent Circuits of Inputs (3)

Equivalent Circuits of Output





Ordering Information

Part	Marking	Package	Unit per reel(pcs)	
SCT2367CLQG	SCT2367CLQG	Green LQFP48L 7*7mm	N/A	

StarChips Technology, Inc.

4F, No.5, Technology Rd., Science-Based Industrial Park, Hsin-Chu, Taiwan, R.O.C.

Tel: +886-3-577-5767 Ext.555,


Fax: +886-3-577-6575,

E-mail: service@starchips.com.tw

Truth Table

CLK	LA/	OE/	SDI	OUT0 ~ OUT7	SDO
	Н	L	D _n	D _n D _{n-1} D _{n-6} D _{n-7}	D _{n-7}
	L	L	D _{n+1}	No change	D _{n-6}
	Н	L	D _{n+2}	D_{n+2} D_{n+1} D_{n-4} D_{n-5}	D _{n-5}
	Χ	L	D _{n+3}	D_{n+2} D_{n+1} D_{n-4} D_{n-5}	D _{n-5}
	Х	Н	D _{n+3}	Off	D _{n-5}

Timing Diagram



Maximum Ratings (T_A = 25°C)

Characteristic	Symbol	Rating	Unit
Supply voltage	V_{DD}	7.0	V
Input voltage	V _{IN}	-0.2 ~ V _{DD} +0.2	V
Output current	I _{OUT}	60	mA/Channel
Output voltage	V _{OUT}	-0.2 ~ 17.0	V
Total GND terminal current for each unit	I _{GND}	480	mA
Power Dissipation(on PCB)	P _{DI}	2.38	W
Thermal Resistance(on PCB)	R _{TH(j-a)I}	52.6	°C /W
Operating temperature	T _{OPR}	-40~+85	°C
Storage temperature	T _{STG}	-55~+150	°C

The absolute maximum ratings are a set of ratings not to be exceeded. Stresses beyond those listed under "Maximum Ratings" may cause the device breakdown, deterioration even permanent damage. Exposure to the maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions (T_A= -40 to 85°C unless otherwise noted)

Characteristic	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	V_{DD}	-	3	-	5.5	V
Output voltage	V	Output OFF	-	-	17	V
Output voltage	V _{OUT}	Output ON	-	1 ¹	4 ²	V
Output current	I _{OUT}	V _{DD} =3.3/5V, V _{OUT} =1V	5	-	30/45	mA
Input voltage	V _{IH}	input cianala	0.7V _{DD}	-	V_{DD}	V
Input voltage	V _{IL}	input signals	0	-	$0.3V_{DD}$	V
OE/ pulse width	t _{W(OE)}	V _{DD} =3.3V/5V	180	-	-	ns

The output current keep constant in range of 5-45mA if V_{OUT}=1V.
 However, user can minimize V_{OUT} to reduce power dissipation according to used current, e.g., set V_{OUT} to 0.6V if I_{OUT}=20mA.


^{2.} The maximum Vout is package thermal limited, user should keep Vout under maximum power dissipation.

Electrical Characteristics(V_{DD}=3.3/5V, T_A=25°C unless otherwise noted)

Characteris	tic	Symbol	Conditions	Min.	Тур.	Max.	Unit
Digital inputs voltage		V_{IH}	-	0.7V _{DD}	-	V_{DD}	V
Digital inputs voit	age	V _{IL}	-	0	-	$0.3V_{DD}$	V
SDO output volta	ne.	V _{OH}	V_{DD} =3.3/5V, I_{OH} = -1mA	V _{DD} -0.4	-	-	٧
ODO odipat volta	ge	V_{OL}	V_{DD} =3.3/5V, I_{OL} = +1mA	-	-	0.4	V
Output leakage c	urrent	I _{OL}	V _{OUT} =17V	-	-	0.5	uA
Output current		I _{OUT}	V_{OUT} =1 V , R_{EXT} =900 Ω	-	21	-	mA
Current bit skew ¹		dl _{OUT1}	V_{OUT} =1 V , R_{EXT} =900 Ω	-	±2	±3	%
Chip skew ²		dl _{OUT2}	V_{OUT} =1 V , R_{EXT} =900 Ω	-	±3	±6	%
Line regulation ³ I _{OUT} vs. V _{DD}		%/dV _{DD}	$3V < V_{DD} < 5.5V$, $V_{OUT} > 1V$, $R_{EXT} = 900\Omega$	-	±0.5	±1	%/V
Load regulation ⁴ I _{OUT} vs. V _{OUT}		%/dV _{OUT}	$1V < V_{OUT} < 4V$, $I_{OUT} = 42$ mA, $R_{EXT} = 900\Omega$	-	±0.1	±0.5	%/V
Temp. regulation ⁵ I _{OUT} vs. T _A		%/dT _A	$-20^{\circ}\text{C} < \text{T}_{\text{A}} < 80^{\circ}\text{C},$ $\text{I}_{\text{OUT}} = 10\text{mA} \sim 90\text{mA}, \text{V}_{\text{DD}} = 5\text{V}$	-	±0.005	-	%/°C
Pull-up resistor		R _{UP}	OE/	-	420	-	ΚΩ
Pull-down resisto	Pull-down resistor		LA/	-	400	-	ΚΩ
	OFF	I _{DD(OFF)1}	V_{DD} =3.3/5V, R_{EXT} =Open, OUT[0:7]=OFF	-	2	3	
Supply current	OFF	I _{DD(OFF)2}	V_{DD} =3.3/5V, R_{EXT} =900 Ω , OUT[0:7]=OFF	-	5	7	mA
	ON	I _{DD(ON)}	V_{DD} =3.3/5V, R_{EXT} =900 Ω , OUT[0:7]=ON	-	7/8	10	

- 1. Bit skew= $(I_{OUT}-I_{AVG})/I_{AVG}$, where $I_{AVG}=(I_{OUT(max)}+I_{OUT(min)})/2$
- 2. Chip skew= $(I_{AVG}-I_{CEN})/I_{CEN}^*100(\%)$, where I_{CEN} is the statistics distribution center of output currents.
- $3. \qquad \text{Line regulation=[I_{OUT}(V_{DD}=5.5V)-I_{OUT}(V_{DD}=3V)]} \ I \ \{[I_{OUT}(V_{DD}=5.5V)+I_{OUT}(V_{DD}=3V)]/2\} \ I \ (5.5V-3V)^* \ 100(\%/V)$
- 4. Load regulation= $[I_{OUT}(V_{OUT}=4V)-I_{OUT}(V_{OUT}=1V)]$ / $[[I_{OUT}(V_{OUT}=4V)+I_{OUT}(V_{OUT}=1V)]/2]$ / (4V-1V)*100(%/V)
- 5. Temperature regulation= $[I_{OUT}(T_A=80^{\circ}C)-I_{OUT}(T_A=-20^{\circ}C)]/\{[I_{OUT}(T_A=80^{\circ}C)+I_{OUT}(T_A=-20^{\circ}C)]/2\}/(80^{\circ}C+20^{\circ}C)^*100(\%/^{\circ}C)$

Test Circuit for Electrical Characteristics




*Place C₁/C_{LED} as close to IC VDD/OUT pin(not supply source) as possible.

Switching Characteristics (T_A=25°C unless otherwise noted)

Characte	ristic	Symbol	Conditions	Min.	Тур.	Max.	Unit
	CLK - OUTn	t _{PLH1}		-	80	100	ns
Propagation delay	LA/ - OUTn	t _{PLH2}		-	80	100	ns
time ("L" to "H")	OE/ - OUT0	t _{PLH3}		-	80	100	ns
	CLK - SDO	t _{PLH}		-	20	40	ns
	CLK - OUTn	t _{PHL1}		-	80	100	ns
Propagation delay	LA/ - OUTn	t _{PHL2}		-	80	100	ns
time ("H" to "L")	OE/ - OUT0	t _{PHL3}	$V_{DD} = 3.3/5V$	-	80	100	ns
	CLK - SDO	t _{PHL}	$V_{LED} = 5V$ $V_{IH} = V_{DD}$	-	20	40	ns
	CLK	t _{W(CLK)}	V _{IL} = GND	20	-	-	ns
Pulse width	LA/	t _{W(L)}	$R_{EXT} = 900\Omega$	20	-	-	ns
	OE/	t _{W(OE)}	$R_L = 180\Omega$ $C_L = 10pF$	180	-	-	ns
Setup time for SDI		t _{S(D)}	C ₁ = 1uF	5	-	-	ns
Hold time for SDI		t _{HD)}	C _{LED} = 10uF	15			ns
Setup time for LA/		t _{S(L)}		5	-	ı	ns
Hold time for LA/		$t_{H(L)}$		5	-	-	ns
SDO rise time		t _{SDOR}		-	20	ı	ns
SDO fall time		t _{SDOF}		-	20	ı	ns
Output rise time of I	OUT	t _{OR}		-	80	100	ns
Output fall time of Ic	DUT	t _{OF}		-	80	100	ns
Delayed output		t _{DR}	OUT _{EVEN} to	-	30	1	ns
Delayed output		t _{DF}		-	30	-	ns
Slow CLK rise time ¹		t _R	Cascade	-	-	500	ns
Slow CLK fall time		t _F	Cascade	-	-	500	ns

^{1.} It may not be possible to achieve the timing requirment for data transfer if t_R and t_F is too large during cascaded operation.


Test Circuit for Switching Characteristics




*Place C₁/C_{LED} as close to IC VDD/OUT pin(not supply source) as possible.

Timing Waveform

LA/ Control Output




OE/ Control Output



Adjusting Output Current


The SCT2367's output current (I_{OUT}) are set by one external resistor at pin REXT. The output current I_{OUT} versus resistance of R_{EXT} is shown as the following figure.




According to SCT2367' I-V curve, the output voltage should be larger than 1V to get 45 mA constant current. By applying proper output voltage, the SCT2367' output current set by an external resistor is approximate to: $I_{OUT} = 30(630 \text{ / REXT})$ (mA) (chip skew < $\pm 6\%$). Thus the output current is set to be about 21mA at REXT = 900Ω .

Output Characteristics


The current characteristic of output curve is flat. The output current can be kept constant regardless of the variations of LED forward voltage when $V_{OUT} > V_{DO}(Drop-Out\ voltage)$. The relationship between I_{OUT} and V_{OUT} is shown below. The output voltage should be kept as low as possible to prevent the SCT2367 from being overheated.






Excellent Temperature Regulation

The constant current driver requires not only the characteristics of supply and load voltage independence, but also temperature invariance. A well thermal stable reference circuit is designed within the SCT2367. Users can get the stable output current over recommended current range $I_{OUT}=5mA\sim45mA$ with ambient temperature (T_A) widely varying from -40°C to 85°C.



Power Dissipation


The maximum power dissipation ($P_{D(max)}$) of a semiconductor chip varies with different packages and ambient temperature. It's determined as $P_{D(max)}=(T_{J(max)}-T_A)/R_{TH(j-a)}$ where $T_{J(max)}$: maximum chip junction temperature is usually considered as 150°C, T_A : ambient temperature, $R_{TH(j-a)}$: thermal resistance. Since P=IV, for sinking larger I_{OUT} , users had better add proper voltage reducers on outputs to reduce the heat generated from the SCT2367.



Limitation on Maximum Output Current


The maximum output current vs. duty cycle is estimated by:

 $I_{OUT(max)} = (((T_{J(max)} - T_A)/R_{TH(j-a)}) - (3*V_{DD}*I_{DD}))/V_{OUT}/Duty/N \ where \ T_{J(max)} = 150°C, \ N = 24(all \ ON)$




Load Supply Voltage (VLED)

The SCT2367 can be operated very well when V_{OUT} ranges from 1V to 4V. However, it is recommended to use the lowest possible supply voltage or set a voltage reducer to reduce the V_{OUT} voltage, at the same time reduce the power dissipation of the SCT2367. Suggested V_{OUT} is to be set greater than V_{DO} and less than 1V. The V_{DO} is dependent on the I_{OUT} current as indicated in section "Output Characteristics". Follow the diagram instructions shown below to lower down the output voltage. This can be done by adding additional resistor or zener diode, thus V_{OUT} = V_{LED} - V_{DROP} - V_F .



Typical Application




PCB Design Considerations

Use the following general guide-line when designing printed circuit boards (PCB):

Decoupling Capacitor

Place a decoupling capacitor e.g. 1uF between VDD and GND pins of SCT2367. Locate the capacitor as close to the SCT2367 as possible. This is normally adequate for static LED driving. For dynamic scan or PWM applications, it is necessary to add an additional capacitor of 4.7uF or more to each supply VDD_A, VDD_B, VDD_C for every SCT2367. The necessary capacitance depends on the LED load current, PWM switching frequency, and serial-in data speed. Inadequate VDD decoupling can cause timing problems, and very noisy LED supplies can affect LED current regulation.



External Resistor (R_{EXT})

Locate the external resistor as close to the REXT pin as possible to avoid the noise influence.

Power and Ground


Maximizing the width and minimizing the length of VDD and GND trace improves efficiency and ground bouncing by effect of reducing both power and ground parasitic resistance and inductance. A small value of resistor, e.g., 10Ω (higher if I_{OUT} is larger) series in power input of the SCT2367 in conjunction with decoupling capacitor shunting the IC is recommended. Separating and feeding the LED power from another stable supply terminal V_{LED} , furthermore adding a capacitor C_{LED} greater than 10uF beside the LED are recommended. Please adapt C_{LED} according to total system current consumption.

EMI Reduction

To reduce the EMI radiation from system, an economical solution of RC low pass filter (LPF) is suggested to be used to lower the transient edge of clock input signal, as shown in the figure above. Using at least four layers PCB board with two interior power and ground planes is a good scheme to decrease the signal current path which is the source of radiation emission. As a result, EMI radiation can be decreased.

Package Dimension

LQFP48-7x7(check up-to-date version)



Symbol		imension (mr	n)	Dimension (mil)			
Syllibol	Min.	Nom.	Max.	Min.	Nom.	Max.	
Α	-	-	1.60	-	-	63.0	
A1	0.05	-	0.15	2.0	_	6.0	
A2	1.35	1.40	1.45	53.0	55.0	57.0	
b	0.17	0.22	0.27	6.7	8.7	10.6	
С		0.178 TYP			7.0 TYP		
е		0.50 BSC		19.7 BSC			
D	8.90	9.00	9.10	350.0	354.0	358.0	
D1	6.90	7.00	7.10	272.0	276.0	280.0	
E	8.90	9.00	9.10	350.0	354.0	358.0	
E1	6.90	7.00	7.10	272.0	276.0	280.0	
L	0.50	0.60	0.70	20.0	24.0	28.0	
L1		1.00 REF			39.0 REF		
у	-	-	0.10	-	_	3.9	
θ	0°	3.5°	7.0°	0°	3.5°	7.0°	

Revision History (check up-to-date version)

Data Sheet Version	Remark
V01_01	New Release

Information provided by StarChips Technology is believed to be accurate and reliable. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Starchips can not assume responsibility and any problem raising out of the use of the circuits. Starchips reserves the right to change product specification without prior notice.

StarChips Technology Inc. _____www.starchips.com.tw

4F, No.5, Technology Rd., Science-Based Industrial Park, Hsin-Chu, Taiwan, R.O.C. Tel: +886-3-577-5767 # 555